Skip to main content

Posts

Showing posts from February 7, 2021

Featured Post

The Economics of Autonomy

In ancient legend, there is a Creation story: in contemporary times, it is known as the first book of Moses called the book of Genesis. When God IS creating the world, Genesis (KJV) states, “And God said, Let there be light: and there was light” (Genesis 1:3). According to legend, the 1st great Prophet, named Isaiah, told his faith to his friends, his people, and his enemies. Isaiah wrote, “Behold, God is my salvation; I will trust, and not be afraid: for the LORD JEHOVAH is my strength and my song; he also is become my salvation” (Isaiah 12:2) A man called the Christ was crucified, then according to Roman Empire record, died, but according to Christian legend, rose again. In Christian tradition, Jesus the Christ stated Christians should conclude our prayers to God, our Father, this way: “And lead us not into temptation, but deliver us from evil: For thine is the kingdom, and the power, and the glory, for ever. Amen” (Matthew 6:13). Following Jesus of Nazareth, a New Testament writer,

Register Nomenclature and Renaming

On the subjects, registers and register names, scarce information, it seems, regards their origin. However, in August 2020, Siva Nishok Dhanuskodi, Samuel Allen, and Daniel E. Holcomb wrote an article, Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET. Dhanuskodi, et. al., wrote, “Recent works show that subround architectures are especially susceptible to side-channel attacks. In response to this, we extend the register renaming technique to enable microarchitectural randomization of subround AES implementations to mitigate side-channel leakage” (Dhanuskodi, et. al., Aug 2020). For a security purpose, mitigating side-channel attacks, Dhanuskodi, et. al. were saying that they had the validation and verification to rename registers. In this case, the security regarded Advanced Encryption Standard, AES, implementations, a rather powered security protocol.             On 26 June, 2019, ATP Electronics explained the relevance that AES has. ATP E

On Computer Organization and Architecture: the Hierarchy

On study.com, Abirami Thangavel wrote Superscalar & VLIW Architectures: Characteristics, Limitations & Functions. Regarding parallel architectures, superscalar and VLIW, Thangavel wrote: In computer architecture, parallel processing refers to processing of multiple instructions of a program by distributing them among multiple processors. Superscalar and Very Long Instruction Word (VLIW) are parallel architectural models based on Flynn's Taxonomy. Both superscalar and VLIW architectures are capable of executing multiple instructions at one cycle. Each uses a different method for instruction scheduling. While superscalar processors execute instructions dynamically, VLIW uses static scheduling of program instructions.[1] Thangavel was saying this: on Flynn’s Taxonomy, superscalar and VLIW architectures are based, but they have differences. Therefore, on entity priorities, entities have different descriptive capabilities. As follows, a superscalar processor is this: a microproc

Contact Form

Name

Email *

Message *